Abstract: The paper describes a CMOS voltage reference design that uses the temperature dependence of NMOS and PMOS threshold voltages to form a temperature-insensitive reference. No diodes or parasitic bipolar transistors are used. The circuit architecture accommodates a wide range of output voltages. A test chip is fabricated using a 0.5 mm CMOS process. The prototype achieves a temperature coefficient of 32 ppm/1C for a temperature range of À101C to 801C and a supply voltage sensitivity of 10 mV/V.
Introduction
A precision voltage reference circuit is very important in the design of many mixed-signal and analogue integrated circuits such as oscillators, PLLs and data converters. Voltage references are required to be stable over process, power supply voltage, and temperature variations.
Precision CMOS voltage reference circuits have typically been implemented using different variations of the Widlar bandgap circuit [1, 2] . Over the years, the performance of CMOS bandgap references has improved significantly [3] [4] [5] [6] . In these designs, either diodes or bipolar junction transistors (BJTs) are used to generate a 'proportional to absolute temperature' (PTAT) voltage, which is then used to compensate the negative temperature coefficient (TC) of the bipolar junction drop (V BE ). Bipolar junction transistors present several problems in the implementation of bandgap references: (i) the parasitic bipolar transistor in a CMOS process is usually not very well characterised; (ii) the output voltage is fixed since the base of the parasitic transistor is grounded; and (iii) curvature compensation is needed for precision applications because V BE is not a linear function of temperature over the entire temperature range. Improvements have been developed to address these problems. In [7] , techniques to compensate the base current and base resistance of the transistors are discussed. The work reported in [4] and [8] developed a sub-1 V voltage reference, rather than the 1.25 V of earlier designs. Curvature compensation techniques are used in [7, 9, 10] to improve temperature stability. [3] and [7] use chopper stabilising and correlated-double sampling (CDS) techniques, respectively, to address offset voltage of the op amp. In [11] , a current mode voltage reference is developed in which currents proportional to absolute temperature and inversely proportional to absolute temperature are summed to create a voltage reference. In [12] , the mutual compensation of mobility and threshold voltage temperature effects is investigated.
This paper describes a new architecture for a precision CMOS voltage reference that overcomes the problems listed above. The voltage reference does not use any diodes or BJTs. Two linear voltages, one associated with PMOS threshold voltage and the other associated with NMOS threshold voltage, are combined to generate a reference voltage that is stable with temperature. The reference voltage dependency on CMOS device mobility, which is nonlinear with temperature, is eliminated. The performance of the proposed voltage reference is shown to be comparable to bandgap circuits.
Temperature characteristics of MOS devices
The basic operation of long-channel MOS devices is described by the following equations [14] . In the active region:
and in the triode region:
where C ox is the gate capacitance per unit area, m n is the mobility of electrons near the silicon surface (m p is used for holes), W and L are gate width and length and V tn is the threshold voltage of an NMOS device (V tp is used for a PMOS device). In these equations, there are two important temperature dependent parameters: mobility, m n and threshold voltage, V tn . The threshold voltage is a linear function of temperature as modelled in [13] :
where V T (TNOM) is the threshold voltage at a nominal temperature, KT1 is the TC of the threshold voltage, KT1L is the channel-length coefficient of the threshold voltage's temperature dependence and KT2 is the bulk-bias coefficient of the threshold voltage's temperature dependence. This linear model has been found to provide an excellent fit for the I-V characteristics at various temperatures [13] . The mobility factor, on the other hand, is a nonlinear function of temperature [13] and its temperature dependence is more complicated [12] :
where U0(TNOM) is the mobility at a nominal temperature and UTE is the temperature coefficient for U0, which is typically in the range À2.0 to À1.5.
Since mobility is a nonlinear function of temperature, it is difficult to build voltage references that rely on MOSFET characteristics. A common compensation method involves using a PTAT voltage generated by bipolar transistors [1, 2] . However, the PTAT voltage has a constant TC; therefore this method results in a zero-TC only at one certain temperature point. Curvature compensation is then needed for better performance [9, 7, 10] . In [15] and [19] , the mobility dependence is completely cancelled by multiplying a current component which is proportional to mobility and a current component which is inversely proportional to mobility using transistors operating in the subthreshold region.
In this design, the mobility factor is cancelled completely without using subthreshold characteristics. Voltages proportional to the threshold voltage of both a PMOS device and an NMOS device, thus linear with temperature, are generated and then subtracted to form the voltage reference.
Proposed voltage reference circuit
The proposed voltage reference is based upon two voltages, V P and V N , that are proportional to PMOS device threshold voltage and NMOS device threshold voltage, respectively. By subtracting V P and V N , the TCs are cancelled and the resulting voltage can be adjusted to the desired output reference voltage. The concept is illustrated in Fig. 1 . Figure 2 shows the proposed voltage reference schematic. In block I, V P is generated using PMOS transistors MP 1 and MP 2 . Block II generates V N using NMOS transistors MN 1 and MN 2 . The two voltages are then combined by a subtractor to generate a zero-TC reference voltage in block III. Owing to the op amps, V P and V N are both supplyindependent. MP 3 and MP 4 are start-up devices to avoid an operating point at 0 V; they are off during normal operation.
Linear voltage from PMOS device
In block I of There is a zero operating point for this circuit when V P is zero and no current flows through MP 2 and MP 1 . With node Vstrp at about 1.25 V, MP 3 serves as a start-up device. When the circuit operates at zero current, MP 3 turns on and starts to inject current into MP 1 . This current will raise the drain voltage of MP 1 to about 1.4 V and op amp A 1 starts to operate. At this operating point, MP 3 is cut off completely and does not affect normal operation. Since the accuracy of the startup voltage is not important, V strp is derived from the power supply directly using a simple voltage divider.
In (3), KT1L, the channel-length coefficient for threshold voltage variation with temperature, is small for this process and the threshold voltages of MP 1 and MP 2 can be considered equal. Even if different device lengths produces slightly different threshold voltages for MP 1 and MP 2 , these threshold voltages still have a linear dependence on temperature according to (3) .
The currents through MP 1 and MP 2 are given by the following two equations, respectively:
Assuming no offset for op amp A 1
The high input impedance of the op amp forces the currents through MP 1 and MP 2 to be the same,
Combining (5), (6) and (7) leads to 
Fig. 1 Voltage reference concept
The mobility dependence in (5) and (6) has been completely cancelled. Solving for V P ,
Therefore V P /V tp is a constant decided by the W/L ratio of MP 1 and MP 2 and the resistance ratio of R 1 and R 2 . From (3) the threshold voltage V tp is observed to be a linear function of temperature, so V P will be strongly linear with temperature. In (7), mobility is cancelled even when the offset voltage of the amplifier A 2 is considered.
Linear voltage from NMOS device
V N is generated using NMOS devices MN 1 and MN 2 , as shown in block II of Fig. 2 
where V tn is threshold voltage of NMOS device and V tn0 is the threshold voltage with zero V SB . Assuming no offset for the op amp
Devices MN 1 and MN 2 have the same drain currents, that is,
Solving (10), (11) and (12) for V N gives
where
Again, the mobility dependence in (10) and (11) has been cancelled and V N is proportional to threshold voltage. Device MN 2 has a non-zero source to bulk voltage V SB that changes with temperature. However, the resulting nonlinear effect in its threshold voltage V tn due to body effect is typically small. So V N is expected to be linear with temperature. Again, in (12) , even when the offset voltage of the amplifier A 2 is considered, mobility and hence its nonlinear dependence on temperature, is still cancelled.
The subtractor
Both V P and V N have negative TCs but they are different in value. Hence, they can be subtracted with different weighting values to form a near zero-TC output voltage. A third op amp A 3 is used to form a subtractor circuit as shown in block III of Fig. 2 . The transfer function of this subtractor is
Equation (14) can be re-written
While other op amp based subtractors are more common [16] , this circuit provides more freedom in choosing the relative gain values of the two inputs.
In (15), the coefficient
is used to cancel the TC difference of voltages V P and V N while the coefficient R 7 /R 5 is used to set the reference voltage to a desired level. The two variables R 7 /R 6 and R 5 /R 6 offer independent control of temperature compensation and reference voltage value. This subtractor overcomes the problem of a fixed reference voltage of 1.25 V in the conventional CMOS bandgap circuit and provides a convenient method of calibration by trimming the resistors R 5 and R 7 .
Operational amplifier offset effects
The effect of the offset voltages of the operational amplifiers are not considered in the previous sections. Considering the offset voltage of operational amplifier A 1 ,
Then (8) changes to
Since V os1 {V tp , the terms including V os1 are very small. The effect of V os1 on V P is therefore very small. Considering the offset voltage of operational amplifier A 2 ,
Again, the offset voltage of amplifier A 2 produces only a small offset in V N since V os2 {V tn . For the subtractor, (15) changes to
Since V os3 {V P , the offset voltage of amplifier A 3 results in a very small offset for V P . This offset can be compensated by R 7 /R 5 .
The overall noise performance of the voltage reference depends on the transistors (MN 1 , MN 2 , MP 1 and MP 2 ) and the operational amplifiers (A 1 , A 2 and A 3 ) . Assuming ideal operational amplifiers, the dominant noise source is flicker noise, which is proportional to I 2 ds =W eff L eff [17] and can be minimised using big devices for transistors MN 1 and MP 1 . The design of a low noise operational amplifier is beyond the scope of this paper.
Circuit implementation and trimming
The circuit is implemented in a standard CMOS process. The sizes of the MOSFETs and resistors chosen are tabulated in Table 1 . Fairly large resistors are used since high sheet resistance polyresistors are available in this process. The width of transistors MP 1 and MP 2 , along with MN 1 and MN 2 , are set the same for better matching. Also, relatively large devices are used and they are placed close in the layout to minimise the mismatch of threshold voltages. Good threshold voltage matching is required for the previous analysis of (9) and (13) to hold; however, it is not required to preserve the linearity of V P and V N with temperature. The lengths of MP 1 and MN 1 are large to make sure the positive feedback factors are smaller than the negative feedback factors.
Op amps
The op amps A 1 and A 2 of Fig. 2 are implemented using the folded cascode amplifier in Fig. 3 . A PMOS source follower is used to give a good output swing range, which is needed at low temperatures. The op amp is designed to have a gain of 95 dB.
Calibration
The output voltage may deviate from its designed value due to process parameter variation. This voltage variation can be corrected with a simple two-step calibration technique. The first step is to calibrate for zero-TC, that is, decide upon coefficient
in (15). After V P and V N are measured, this coefficient is set to their TC ratio so that the resulting TC is minimised. The second step is to calibrate for voltage level. With values of V P and V N , the coefficient R 7 /R 5 is set to amplify the resultant voltage to the desired level. These two coefficients can be adjusted independently by trimming resistors R 5 and R 7 in Fig. 2 .
Experimental results
The proposed design was fabricated in a 0.5 mm n-well double-poly triple-metal CMOS process. The threshold voltages of NMOS and PMOS devices are 0.70 V and 0.98 V at room temperature, respectively. The reference circuit occupies 360 mm Â 260 mm. With a power supply of 5.0 V, the circuitry generating V P and V N dissipates 0.97 mW at room temperature (power consumption of the subtractor circuit is not included). Figure 4 shows a micrograph of the test chip.
Experimental results demonstrated that the on-chip compensation was insufficient; therefore, an external RC network (a 470 O resistor and 0.1 mF capacitor in series) is connected to the output pins of both op amps A 1 and A 2 to stabilise them. These networks eliminate oscillation but do not affect the operation of the voltage reference. The offset voltages of op amps A 1 and A 2 cause V P and V N to deviate from their designed values. The offset voltage is compensated by trimming the size of either the inverting input or noninverting input device.
The two linear voltages are measured at different temperatures with power supply voltage at 4.5 V, 5.0 V and 5.5 V. V P is shown in Fig. 5 along with simulated results, while Fig. 6 shows measured and simulated results for V N .
The variation due to power supply is small (not visible in Figs. 5 and 6 ), only about 2.6 mV for V P and 1.8 mV for V N . Both voltages are linear functions of temperature. There is a relatively large deviation from the simulation results; this is largely due to the threshold voltage variation of this process. With better process control and characterisation of MOSFET threshold voltage, simulation can be better correlated to measured results. The measured data for voltages V P and V N are used to select the coefficients of the subtractor as described in the previous subsection. An external op amp is used as the subtractor, but on-chip resistors are used. Temperature coefficient calibration is performed by adding a series resistor of 380 O to R 5 . The reference voltage level is not calibrated in this case, for simplicity.
The measured reference voltage as a function of temperature and supply voltage is shown in Fig. 7 , demonstrating a TC of 32 ppm 1C. The variation due to power supply is less than 10 mV (or just 1%) when the supply voltage changes from 4.5 V to 5.5 V. The equivalent power supply rejection is 10 mV/V.
Conclusions
A CMOS voltage reference that uses the temperature dependence of PMOS and NMOS threshold voltages is described. Unlike conventional voltage reference design, no diodes or bipolar transistors are used. Instead, two negative TC voltages, both independent of power supply voltage and MOSFET mobility, are generated from MOSFET threshold voltages and then subtracted to generate a low TC voltage reference. The MOSFET threshold voltage has demonstrated good linearity with temperature. This voltage reference can be designed for a wide range of voltage levels.
A test chip is fabricated using a standard 0.5 mm CMOS process and experimental data is presented to verify the theoretical analysis. Performance is comparable to present day bandgap references. The proposed circuit is suitable for on-chip voltage reference generation in precision analogue/ digital mixed systems built in a standard CMOS process. 
